DDR Design Engineer
Irvine, CA - USA
Job Summary
In this role you will be responsible for performing concept studies and providing direction in terms of performance gate count and power for various digital designs. You will be responsible for writing detailed design specification and test plans in close collaboration with architecture circuit designers and verification engineers. You will provide high-quality RTL description including assertions for the design. Use formal tools and static checkers to guarantee RTL quality. You will also support design verification to insure bug-free first silicon. Responsibilities will include driving functional and code coverage as well as timing closure for your designs and supporting silicon bring-up performance and power characterization.
Bachelors of Science in Electrical Engineering.
RTL design using Verilog or SystemVerilog assertion writingnDesign of state machines data paths arbitration and clock domain crossing logicnLogic synthesis timing constraintsnExposure to Design For Test understanding of scan concept and writing DFT friendly RTLnUnified Power Format for simulation synthesis and electrical rule checking Equivalence checkingnPrior experience in DDR PHY design and mixed-signal environment is a plus
Required Experience:
IC
About Company
Ask Siri to name the most successful company in the world and it might respond: Apple. And it's not just out of familial pride. Apple consistently ranks highly in profit, revenue, market capitalization, and consumer cachet. In 2018, the company became the first reach a trillion dollar ... View more