Senior Principal DFT Engineer

Singapore - Singapore

Monthly Salary: Not Disclosed

Posted on: Yesterday

Vacancies: 1 Vacancy

Job Summary

Please Note:

1. If you are a first time user please create your candidatelogin account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account please Sign-In before you apply.

Job Description:

Position of Senior DFT engineer

We are seeking a highly motivated Design-for-Test (DFT) Engineer to join our SoC/ASIC DFT development team.

The successful candidate will be responsible for implementing and verifying DFT solutions across complex hierarchical designs.

This position involves hands-on work in DFT insertion and comprehensive DFT verification to ensure first-pass silicon success.

You will collaborate closely with Physical design team ATE test teams to develop efficient high-quality test

strategies aligned with industry standards.

Key Responsibilities

a) Develop and implement DFT architectures for hierarchical SoC and ASIC designs including both block-level and top-level DFT integration.

b) Perform scan insertion test point insertion and test compression using SSN or equivalent compression architectures.

c) Validate Serial Stream Network (SSN) topology managing scan chain balancing clock domain crossings.

d) Integrate Boundary scan (IEEE 1149.x) and other test access mechanisms for chip-level testability.

e) Generate and analyze ATPG patterns for stuck-at transition and path delay faults to ensure optimal test coverage.

f) Perform DFT verification including verilog / gate level simulation

g) Work closely with cross-functional teams to resolve DFT/testing timing challenges.

i) Collaborate with ATE engineers to prepare and validate timing and pattern files (STIL/WGL) for tester compatibility and production readiness.

j) Support silicon bring-up production test debugging through Diagnostics and failure analysis.

Qualifications

Bachelors or Masters degree in Electrical Engineering Computer Engineering or related field.

Minimum 3 years of experience in DFT design and verification (5 years preferred for senior roles).

Strong understanding of scan-based test architectures test compression and hierarchical DFT implementation.

Hands-on experience with DFT tools such as Siemens Tessent.

Proficiency in ATPG generation fault coverage analysis and gate-level DFT verification.

Familiarity with ATE test flows and pattern validation on platforms such as Advantest or Teradyne.

Strong scripting skills in TCL Perl or Python for DFT automation.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race color creed religion sex sexual orientation national origin citizenship disability status medical condition pregnancy protected veteran status or any other characteristic protected by federal state or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA please be sure to fill out a home address as this will be used for future correspondence.

Required Experience:

Staff IC

Please Note:1. If you are a first time user please create your candidatelogin account before you apply for a job. (Click Sign In > Create Account)2. If you already have a Candidate Account please Sign-In before you apply.Job Description:Position of Senior DFT engineerWe are seeking a highly motivate...