FE Design and Timing Analysis Integration Engineer

Apple

Not Interested
Bookmark
Report This Job

profile Job Location:

San Diego, CA - USA

profile Monthly Salary: Not Disclosed
Posted on: 28 days ago
Vacancies: 1 Vacancy

Job Summary

As a Front End and Timing Analysis Engineer you will be involved with all phases of implementing high performance low power wireless SoCs from RTL to delivery of our final GDSII. Your responsibilities include but are not limited to: Generate chip or block level static timing constraints. Synthesize design with UPF/DFT/BIST. Close timing on critical blocks by working with design and PD teams. Perform timing optimization and implement the design for functionality. Generate and implement functional ECOs. Run static timing analysis flows at chip/block level and provide guidelines to fix violations to other designers. Participate in establishing/improving CAD and design flow methodologies. Work with multi-disciplinary groups to make sure designs are delivered on time and with the highest quality by incorporating proper checks at every stage of the design process.


  • Bachelors and 3 years of relevant industry experience.
  • Knowledge of the ASIC design flow synthesis static timing analysis RTL to Post Synthesis netlist.
  • Exposure to industry standard Timing Logic Equivalence Physical Design and Synthesis tools.
  • Proficient in scripting in TCL Perl or Python.


  • Hands-on experience in timing/SDC constraints generation analysis and management.
  • Knowledge of timing corners operating conditions process variations and signal integrity-related issues.
  • Understanding of UPF and low-power design and implementation techniques.
  • Knowledge of basic SoC Architecture and HDL languages like Verilog to collaborate with our logic design team for timing fixes and functional ECOs.
As a Front End and Timing Analysis Engineer you will be involved with all phases of implementing high performance low power wireless SoCs from RTL to delivery of our final GDSII. Your responsibilities include but are not limited to: Generate chip or block level static timing constraints. Synthesize...
View more view more

Key Skills

  • APIs
  • Jenkins
  • REST
  • Python
  • SOAP
  • Systems Engineering
  • Service-Oriented Architecture
  • Java
  • XML
  • JSON
  • Scripting
  • Sftp

About Company

Company Logo

Ask Siri to name the most successful company in the world and it might respond: Apple. And it's not just out of familial pride. Apple consistently ranks highly in profit, revenue, market capitalization, and consumer cachet. In 2018, the company became the first reach a trillion dollar ... View more

View Profile View Profile