Work on SOC Front-end design team be responsible for the SOC subsystem design including subsystem integration RTL codingdesign rule check and constrain delivery.
Requirements:
Strong Verilog and C coding skills
Knowledge of on-chip bus protocols: AMBA AXI or similar is a plus
Extensive knowledge and experience in front-end implementation tasks such as constraint definition (timing & power) synthesis power analysis equivalence checking and STA is a plus
Disclaimer: Drjobpro.com is only a platform that connects job seekers and employers. Applicants are advised to conduct their own independent research into the credentials of the prospective employer.We always make certain that our clients do not endorse any request for money payments, thus we advise against sharing any personal or bank-related information with any third party. If you suspect fraud or malpractice, please contact us via contact us page.