Physical Design Verification Engineer
Physical Design Verification Engineer
Posted on :
24-08-2025
Employer Active
1 Vacancy
Job Alert
You will be updated with latest job alerts via emailValid email field required
Send jobs
Share
Send me jobs like this
Job Alert
You will be updated with latest job alerts via emailValid email field required
Send jobs
Job Description
- As a member of our physical design team you will perform various types of physical verification checks (such as LVS DRC design-for-manufacturing & design-for-yield and lithography) at the chip and block level.- Collaborate with the CAD/Technology teams for flow bring up and validation. We work directly with the implementation team during the entire chip design cycle to drive signoff closure for tapeout.- Work on padring bump RDL design and working with the package and floorplan teams.- Work on place & route CTS timing convergence- Drive optimization of PnR partitions to achieve best Power/Performance/Area.
- We are looking for experienced applicants with strong understanding of the RTL2GDSII flow and concepts related to synthesis place & route CTS timing convergence layout closure.
- Typically requires more than 5 years of relevant industry experience.
- Strong knowledge of physical verification flows and methodology.
- Knowledgeable in partition level P&R implementation including floorplanning clock and power distribution timing closure physical and electrical verification.
- Knowledge of all aspects of Analog mixed signal physical design.
- Scripting skills to debug flow related issues and make enhancements as appropriate.
- Experienced in industry standard tools used for physical verification such as Mentor Calibre Synopsys ICV etc.
- Real chip tapeout experience with a track record of successful signoff.
- Excellent interpersonal skills and able to work with multi-functional teams.
- English communication with e-mail is required.
- Custom layout design background and experience a plus.
- Hands-on experience with ECO implementation both functional and timing closure is helpful.
- Familiar with tapeout of partitions and Verification Flows like LEQ IR/EM and DFM closure is preferred.
- Verbal communication in English is considered a plus.
- Bachelors of Science preferred in Electrical Engineering.
Employment Type
Full Time
Key Skills
Report This Job
Disclaimer: Drjobpro.com is only a platform that connects job seekers and employers. Applicants are advised to conduct their own independent research into the credentials of the prospective employer.We always make certain that our clients do not endorse any request for money payments, thus we advise against sharing any personal or bank-related information with any third party. If you suspect fraud or malpractice, please contact us via contact us page.
