You will have the responsibilities as follows: - Collaborate in developing precise design specifications for digital control blocks- Use design specifications to create block and chip level verification plans- Architect and create block level verification elements- Assist in architecting chip and system level verification environments.- Use System Verilog and UVM to develop drivers tests reference models and checkers- Debug test failures and work with designers to develop fixes- Use formal verification to prove assertions derived from microarchitecture specifications- Use functional and code coverage to track progress and gauge tapeout readiness
BS and a minimum of 3 years of relevant industry experience
Extensive course work in digital design and computer architecture
Foundation in object oriented programming techniques
Lab courses or work experience with System Verilog
Familiar with constrained random verification techniques
Familiarity with clock domain crossing design and verification techniques
Knowledge of digital ASIC development flow
Familiarity with power reduction techniques in digital ASICs
Disclaimer: Drjobpro.com is only a platform that connects job seekers and employers. Applicants are advised to conduct their own independent research into the credentials of the prospective employer.We always make certain that our clients do not endorse any request for money payments, thus we advise against sharing any personal or bank-related information with any third party. If you suspect fraud or malpractice, please contact us via contact us page.