Employer Active
Job Alert
You will be updated with latest job alerts via emailJob Alert
You will be updated with latest job alerts via emailSchool of Electrical and Electronic Engineering is one of the founding Schools of the Nanyang Technological University. Built on a culture of excellence the School is renowned for its high academic standards and research. With over 3000 undergraduates students and 1000 graduate students it is one of the largest EEE schools in the world and ranks 10th in the field of Electrical & Electronic Engineering in the 2024 QS World University Rankings by Subjects.
Today the School has become one of the worlds largest engineering schools that nurtures competent engineers and researchers. Each year the School graduates over a thousand students who are ready to take on great ambitions and challenges.
Key Responsibilities:
Design and Implementation:
Integrate a Hardware AES Accelerator and ASCON Lightweight Cryptography Accelerator into the RISC-V CVA6 (Ariane) core.
Implement memory-mapped interfaces or custom instructions for the accelerators to interface with the CVA6 core.
Collaborate on the integration of the accelerators into the cores execution pipeline.
RISC-V ISA Extension:
Define and implement custom RISC-V instructions to utilize the AES and ASCON hardware accelerators if needed.
Modify the RISC-V CVA6 decode and execution stages to handle the new cryptographic instructions.
Work out the toolchain to ensure assembler compiler and simulation support for the custom instructions.
Verification and Testing:
Conduct simulations to evaluate the performance latency and throughput of the accelerators within the CVA6 pipeline.
Work closely with the AES and ASCON accelerator design team to ensure proper testing and debugging of the hardware integration.
Job Requirements:
Masters degree in Electrical Engineering Computer Engineering or a related field.
Proven experience with RISC-V architecture especially with custom instruction extensions and pipeline modifications.
Proficiency in HDL languages (Verilog VHDL or SystemVerilog) and RTL design.
Proficiency in toolchain modification including the ability to extend assemblers and compilers (GCC LLVM) for custom hardware instructions.
Proficiency of FPGA development tools such as Vivado Quartus or similar for prototyping.
Preferred Additional Skills:
Strong understanding of ASIC/FPGA design flows including synthesis place and route and timing closure.
Experience in cryptography and implementing cryptographic algorithms in hardware (AES ASCON etc.).
We regret to inform that only shortlisted candidates will be notified.
Hiring Institution: NTURequired Experience:
IC
Full-Time