Requirements
Minimum qualifications:
- 5 Experience in DFT specification definition architecture insertion and analysis in designs
- Experience in silicon bring-up debug and validation of DFT features on ATE debugging ATPG patterns Compressed ATPG patterns MBIST and JTAG-related issues
- Experience in fault modeling
Preferred qualifications:
- Masters degree in Electrical Engineering.
- Experience in IP integration (memories Test controllers TAP MBIST).
- Experience using EDA Test tools like Design/Fusion Compiler DFT Max SpyGlass Modus Tessent and TestKompress.
- Experience and understanding of ASIC DFT synthesis simulation and verification flow.
- Excellent attention to detail organizational problem-solving and communication skills.
Responsibilities:
- Implement SoC DFT strategy and architecture (ATPG/DFT/MBIST)
- Work on hierarchical design
- Debug all Design Rule checks apply design fixes to achieve high test quality
- Insert all DFT logic - boundary scan scan chains DFT Compression Logic BIST TAP controller Clock Control block and other DFT IP blocks.
- Insert and hook up MBIST logic.
- Work on test plan for special analog IPs and implement.
- Document DFT working processes.
Required Citizenship / Work Permit / Visa Status
Will sponsor H1-B
Must-Haves
At least 5 years experience in DFT