Formal Verification Engineer
Formal Verification Engineer
Posted on :
05-08-2025
Employer Active
1 Vacancy
Job Alert
You will be updated with latest job alerts via emailValid email field required
Send jobs
Share
Send me jobs like this
Job Alert
You will be updated with latest job alerts via emailValid email field required
Send jobs
Monthly Salary
USD 162500 - 286400
Vacancy
1 Vacancy
Posted on :
05-08-2025
Job Description
As a formal verification engineer working the complete formal verification for single or multiple design blocks and IPs (CPU Cellular and Connectivity IP Audio and Image Processing IP Neural Networks IP Memory/DMA Controller Security IP Peripheral IP Interconnects Power management subsystems etc.) you will be responsible for:- Working with Apple Silicons world-class Security Enclave design engineers to develop a formal micro-architecture specification- Developing comprehensive formal verification test plan that includes unique security requirement verification- Proving properties of the design finding design bugs and working closely with design teams to help improve the micro-architecture.- Crafting novel and creative solutions for modelling security attacks and proving robustness of complex design micro-architectures- Developing and implementing re-usable and optimized formal models and verification code base- Architecting correct-by-construction design methodologies for improved formal verification efficiency and productivity.
- Bachelors degree with a minimum of 10 years of relevant industry experience in silicon validation silicon design software engineering or a related field.
- Hands on experience with VLSI and digital logic design and verification techniques or formal methods and their application to hardware software or systems
- Interest in learning and becoming an expert in SoC CPU GPU or Cellular designs
- Detail oriented approach and desire to overcome challenges is required.
- Formal Method or Formal Verification technologies knowledge is a plus.
- Knowledge and experience in interpreting hardware specifications
- Temporal logic assertion-based languages such as SVA or PSL.
- Experience in using EDA formal tools and tool development experience is plus.
- Proficiency in any scripting language with excellent debugging skills.
- Excellent interpersonal skills.
- Passionate about developing world-class/innovative formal verification solutions.
- Exposure to CPU instruction-set architectures memory consistency or cache coherence principles.
Employment Type
Full Time
Report This Job
Disclaimer: Drjobpro.com is only a platform that connects job seekers and employers. Applicants are advised to conduct their own independent research into the credentials of the prospective employer.We always make certain that our clients do not endorse any request for money payments, thus we advise against sharing any personal or bank-related information with any third party. If you suspect fraud or malpractice, please contact us via contact us page.
