ASIC Design Engineer - Pixel IP
ASIC Design Engineer - Pixel IP
Posted on :
02-08-2025
Employer Active
1 Vacancy
Job Alert
You will be updated with latest job alerts via emailValid email field required
Send jobs
Share
Send me jobs like this
Job Alert
You will be updated with latest job alerts via emailValid email field required
Send jobs
Monthly Salary
USD 147400 - 272100
Vacancy
1 Vacancy
Posted on :
02-08-2025
Job Description
As an ASIC Design Engineer in the Pixel IP design team we work closely with architecture design and verification teams to build high performance and low power pixel processing engines. Apply your knowledge of computer architecture and digital design to create digital signal processing pipelines for capturing improving compressing decompressing and displaying digital still images and video!In this front-end design role your tasks will include:- Perform digital hardware design by writing high-quality RTL with embedded assertions and cover points.- Coding high-quality RTL with embedded assertions and cover points.- Writing detailed micro-architectural specifications.- Collaborating with cross-functional teams to explore solutions that improve performance while minimizing power and area.- Working closely with design verification and formal verification teams to debug and verify functionality and performance.
- Bachelors Degree in EE/CE with 3 Years of Experience.
- Prefer previous experience in media video pixel or display designs.
- Experience in SoC front-end ASIC RTL digital logic design with using Verilog or System Verilog.
- Experience working cross-functionally with architecture design and verification teams to specify design and debug designs.
- Good collaboration skills with strong written and verbal communication skills.
- Familiarity with low-power design techniques such as clock- and power-gating is a plus.
- Prefer familiarity with common on-chip bus protocols such as AMBA (AXI AHB APB).
- Experience in front-end implementation tasks such as synthesis timing area/power analysis linting and logic equivalence checks.
- Industry exposure to and knowledge of ASIC/FPGA design methodology including familiarity with and AI/ML applications relevant scripting languages (Python Perl TCL).
Employment Type
Full Time
Key Skills
Report This Job
Disclaimer: Drjobpro.com is only a platform that connects job seekers and employers. Applicants are advised to conduct their own independent research into the credentials of the prospective employer.We always make certain that our clients do not endorse any request for money payments, thus we advise against sharing any personal or bank-related information with any third party. If you suspect fraud or malpractice, please contact us via contact us page.
