drjobs Early Career Design Verification Engineer - Power Management (m/f/d)

Early Career Design Verification Engineer - Power Management (m/f/d)

Employer Active

1 Vacancy
drjobs

Job Alert

You will be updated with latest job alerts via email
Valid email field required
Send jobs
Send me jobs like this
drjobs

Job Alert

You will be updated with latest job alerts via email

Valid email field required
Send jobs
Job Location drjobs

Swindon - UK

Monthly Salary drjobs

Not Disclosed

drjobs

Salary Not Disclosed

Vacancy

1 Vacancy

Job Description

We are looking for a recent Graduate or Junior Design Verification Engineer who will enable bug-free first silicon for our mixed-signal designs in close collaboration with Digital and Analog Design engineers. The responsibilities include all phases of pre-silicon verification including establishing design verification methodology and test-plan development. Additional responsibilities will include verification environment development such as stimulus and checkers test-writing debug coverage sign-off for RTL freeze and this role you will develop verification plans in coordination with design leads and architects. Youll be responsible for planning building and maintaining verification test bench components and environments. Generate directed and constrained random tests. Run simulations and debug design and environment issues. Create functional coverage points analyze coverage and improve test environment to target coverage holes. Craft automated verification flows for block and chip level verification. Apply knowledge of hardware description languages (VHDL/Verilog) hardware verification languages (SystemVerilog/UVM) and logic simulators to verify complex designs. Work with other block and core level engineers to ensure an efficient verification flow.


  • BSc/MSc/BEng/MEng/PhD in Electronic Engineering or equivalent field required
  • Good understanding of System Verilog
  • Understanding of digital logic circuits
  • Experience with digital logic simulation
  • Experience with Python Perl or TCL
  • Ability to work well in a team and be productive under tight schedules
  • Strong communications skills self-motivated and well-organised combined with ability to collaborate
  • Strong analytical/problem solving skills
  • Fluency in English is required


  • Basic understanding/experience of verification methodologies such as UVM constrained random verification is desirable but not required
  • Understanding of Analog or mixed signal circuits is desirable but not required.
  • Some international travel may be required.
  • Apple is an Equal Opportunity Employer that is committed to inclusion and diversity. We also take affirmative action to offer employment and advancement opportunities to all applicants including minorities women protected veterans and individuals with disabilities. Apple will not discriminate or retaliate against applicants who inquire about disclose or discuss their compensation or that of other applicants.

Employment Type

Full Time

Company Industry

About Company

Report This Job
Disclaimer: Drjobpro.com is only a platform that connects job seekers and employers. Applicants are advised to conduct their own independent research into the credentials of the prospective employer.We always make certain that our clients do not endorse any request for money payments, thus we advise against sharing any personal or bank-related information with any third party. If you suspect fraud or malpractice, please contact us via contact us page.