ASIC (SoC) Verification Engineer
JOB OVERVIEW : Expert in ASIC verification SV UVM and protocols like PCIe USB and Ethernet. Experienced in formal verification mixedsignal simulations and poweraware simulations. Skilled in functional/gatelevel simulations creating verification plans and performing coverage analysis and closure.
Job Description : 4 to 15 Years experience into ASIC Verification is required
- Must have expertise in ASIC verification methodologies and ASIC design flow
- Experience working of SV and UVM methodology and knowledge of at least one industry standard protocols like Ethernet PCIe MIPI USB AXI RISCV AMBA DDR or similar is required must have executed atleast 2 SoC Verification projects
- Experience in any of the listed topics: UVM formal verification mixedsignal simulations poweraware simulations
- Experience in setting up and debugging functional and/or gatelevel simulations
- Experience in translating functional requirements into verification plans
- Experience in developing verification environment and regression setup.
- Coverage analysis and closure.
asic verification,power-aware simulations,systemverilog,ethernet,coverage analysis,sv,functional simulations,pcie,uvm,usb,amba,verification plans,gate-level simulations,mixed-signal simulations,formal verification,universal verification methodology (uvm)