Drive architecture definition in conjunction with the Systems Architects and working with the cross function Design Verification Validation and supporting SW/FW teams.
Own the complete design of one or more cutting edge digital IPs from specification to final design delivery
Deliver IP with first time right quality ensuring best in class KPIs and performance
Contribute to continuous methodology developments to improve the speed and reliability of IP and the critical KPIs
Ensure proper documentation of IP design specifications and release checks
Job Qualification:
BSEE required MSEE preferred with 8 years of industry related experience
Must have experience in ASIC/SoC frontend (preferably RTL Verilog and VHDL based) design and methodologies
Selfdriven and capable for independent work and independent decision making.
Fluency in design & verification languages such as VHDL Verilog C and System Verilog.
Knowledge on Verification Methodologies to actively participate in Debug Analysis
Prior experience in developing foundation IPs and differentiating/marketoriented IPs
Disclaimer: Drjobpro.com is only a platform that connects job seekers and employers. Applicants are advised to conduct their own independent research into the credentials of the prospective employer.We always make certain that our clients do not endorse any request for money payments, thus we advise against sharing any personal or bank-related information with any third party. If you suspect fraud or malpractice, please contact us via contact us page.