Employer Active
Job Alert
You will be updated with latest job alerts via emailJob Alert
You will be updated with latest job alerts via emailNot Disclosed
Salary Not Disclosed
1 Vacancy
Our vision is to transform how the world uses information to enrich life for all.
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence inspiring the world to learn communicate and advance faster than ever.
Our Opportunity Summary:
For more than 43 years Micron Technology Inc. has redefined innovation with the worlds most advanced memory and semiconductor technologies. Were an international team of visionaries and scientists developing groundbreaking technologies that are transforming how the world uses information to enrich life.
As an HBM SOC PreSilicon Verification Engineer you will be responsible for the design & development of nextgeneration HBM DRAM products. You will be part of a highly multifunctional team of technical domain experts collaborating closely with a distributed team of Design Engineering Product Engineering Process Development Package Engineering & Business Units to implement a common goal of ensuring our future HBM roadmap is successful. You will apply your deep understanding of SOC Architecture RTL Logic Design IP Integration highspeed interface design highperformance computing architectures and 2.5D & 3D package integration to understand and analyze bottlenecks and propose innovative architectures to target bestinclass performance power cost reliability and quality for Microns HBM product portfolio.
In HBM HIG (High Bandwidth Memory Heterogenous Integration Group) we innovate and integrate endtoend groundbreaking frontend and backend processes with groundbreaking design simulation testing debugging and qualification techniques to develop the lowest power per bit solutions to improve customer experience in the field of ML (Machine Learning) and AI (Artificial Intelligence). The success of a sophisticated product such as HBM relies vastly on vertical integration and the various engineering working in unison. To provide greater detail our HBM technology pertains to stacking numbers of DRAM chips along with a logic chip within one package through an assembly technology called TSV (Through Silicon Via). This greatly increases the memory density in a package while allowing very highspeed signal transmission. Furthermore high bandwidth; is an outstanding memory design area where custom gatelevel design and RTL style logic design are blended into the same product and most of the DDR or LPDDR design is based on the gatelevel design only while the Logic chip can use a full ASIC flow. Lastly verification and testing (validation) of HBM is the most challenging due to the total size of the design and complexity of the functions and in addition to craft many innovations are needed for verification and validation of the HBM product thereby making it uniquely exciting.
Whats Encouraged Daily:
Develop test plans at IP/Subsystem/SOC Level.
Review architectural specifications to ensure high quality.
Be efficient and productive in executing project deliverables whether developing verification environments creating test plans writing and running tests debugging failures coding assertions and cover points and modifying tests to hit target coverage.
Work with IP suppliers to ensure that proper validation collateral is provided.
Work with customers to understand their validation requirements and provide validation collateral as needed.
Be proactive in identifying and flagging quality issues performance problems and opportunities to reduce power consumption.
Debug and identify root causes and solutions for presilicon and postsilicon issues encountered in current HBM products and architectures.
Engage with customers to support issues with current HBM architectures and find opportunities to innovate on future HBM solutions.
How To Qualify:
Ability to develop validation environments using System Verilog and UVM.
Ability to write tests using UVM.
Experience with writing assertions and coverage monitors using SVA.
Knowledge of Register Description Languages such as SystemRDL and UVM RAL.
Solid understanding of computer architecture concepts.
Experience with SOC interconnects and bus standards like AMBA AXI ACE APB AHB etc.
Experience with scripting languages such as Python.
4 years of relevant job/skillrelated experience.
Experience delivering highly technical solutions.
What Sets You Apart:
BSEE or greater.
Proven track record of innovation and problemsolving in building verification environments and/or validating complex SOCs.
Experience working with Synopsys and/or Cadence validation IPs.
Familiarity with DRAM operation and JEDEC specifications preferably with the HBM product family.
Experience working on gatelevel simulation (GLS).
Experience with coding in C.
Experience with modeling using SystemC.
Experience writing and debugging tests to quantify and improve system performance and/or reduce power consumption.
Experience in any of the following IPs: UCIE memory controller NOCs MBIST ATPG scan controllers.
Good verbal and written communication skills with the ability to efficiently synthesize and convey sophisticated technical concepts to other partners and leadership.
A selfmotivated hardworking team player who enjoys working with diverse abilities and backgrounds.
Having an innovative approach that is open to improving upon any of our processes or products.
As a world leader in the semiconductor industry Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well provide peace of mind and help you prepare for the future. We offer a choice of medical dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury and paid family leave. Additionally Micron benefits include a robust paid timeoff program and paid holidays. For additional information regarding the Benefit programs available please see the Benefits Guide posted on micron/careers/benefits.
Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race color religion sex sexual orientation age national origin citizenship status disability protected veteran status gender identity or any other factor protected by applicable federal state or local laws.
To learn about your right to work click here.
To learn more about Micron please visit micron/careers
For US Sites Only: To request assistance with the application process and/or for reasonable accommodations please contact Microns People Organization at or(select option #3
Micron Prohibits the use of child labor and complies with all applicable laws rules regulations and other international and industry labor standards.
Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.
Required Experience:
Senior IC
Full Time