SOC DFT Engineer 139081

What you do at AMD changes everything

We care deeply about transforming lives with AMD technology to enrich our industry our communities and the world. Our mission is to build great products that accelerate nextgeneration computing experiences the building blocks for the data center artificial intelligence PCs gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the worlds most important challenges. We strive for excellence while being direct humble collaborative and inclusive of diverse perspectives. This is who we are at our best. One Company. One Team.
AMD together we advance

THE ROLE:

As part of SOC (SystemOnChip) DFXteam you will be involved in design integration verification & timing analysis for stateoftheart designfortest and designfordebug features in complex AMD products. You will have the opportunity to be involved in all stages of the project from high level definition and test plan review through design verification and emulation of those featuresuntil deliveries to PEO (product engineering organization) and debug on ATE (automated test equipment)

THE PERSON:

• Must have excellent written and verbal communication skills
• Must excel in a dynamic team working environment
• Leadership and mentoring skills a definite asset
• Must be a selfstarter and be able to independently drive tasks to completion
• Ability to be flexible in terms of responsibilities
  

KEY RESPONSIBILITIES:

The successful candidate will report to the SOC DFT(DesignForTest) Integration & Design VerificationManager and will have the following responsibilities:

• Develop RTL and integrate internal/external RTL logic into SoC (SystemOnChip)
• Write and review verification testplans
• Develop verification infrastructure testbench componentsand testcases
• Drive performance verification on all DFT structures
• Generate and verify DFT structural patterns and functional patterns
• Participate in ATE bringup and debug the DFT patterns on ATE and platform
  

PREFERRED EXPERIENCE:

• Knowledge of Verilog C/C and scripting languages; experience with Perl and TCL is a plus
• Familiar with entire ASIC design flow hands on working experience on ASIC DFT design and verification is an advantage
• Knowledge of UVM and OVM verification methodologies is an advantage
• Strong analytical/problem solving skills and pronounced attention to details.
• Experience in complex ASIC design (multimillion gates) and in DFT/DFD techniques such as JTAG/IEEE standards Scan and ATPG onchip test pattern compression and atspeed testing using PLL memory BIST and repair logic BIST powergating onchip debug logic is a plus
• Experience in verification of multiple PHY protocols such as PCIE XGMI WAFL GDDR6 USB2/3.1 and Display port is a plus
  

ACADEMIC CREDENTIALS:

• BS or higher in EE & CS
  

LOCATION:

• Markham

#LITR1

Requisition Number:139081
Country:CanadaProvince:OntarioCity:Markham
Job Function:Design

AMD is an inclusive employer dedicated to building a diverse workforce. We encourage applications from all qualified candidates and will accommodate applicants needs under the respective provincial human rights codes throughout all stages of the recruitment and selection process. Any applicant who requires accommodation should contact .

AMD does not accept unsolicited resumes from headhunters recruitment agencies or fee based recruitment services.