drjobs Sr Principal Design verification engineer

Sr Principal Design verification engineer

Employer Active

1 Vacancy
drjobs

Job Alert

You will be updated with latest job alerts via email
Valid email field required
Send jobs
Send me jobs like this
drjobs

Job Alert

You will be updated with latest job alerts via email

Valid email field required
Send jobs
Job Location drjobs

Austin, TX - USA

Monthly Salary drjobs

Not Disclosed

drjobs

Salary Not Disclosed

Vacancy

1 Vacancy

Job Description

At Cadence we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Responsibilities

Become a PoC for assigned module and deliver high quality TB and Testcases to Cadence customers
Provides a proactive and creative approach to resolving problems using specialized domain knowledge
Guides creation and publishing of high quality and impactful knowledge content in SOCDV/IPDV as per Customer Requirements
Provides effective technical leadership and mentoring for a small team working at Cadence to deliver quality results according to schedule requirements
Solves highly complex problems and is able to identify viable and often innovative options and uses analytical skills and judgment to recommend an appropriate solution

Qualifications

Bachelors Degree in; Electrical / Electronics / Electronics and Communication / VLSI Engineering with 15 years related experience
OR Masters 12 years of related experience
OR PhD 10 years of related experience

Experience and Technical Skills required

> Minimum 10 years of experience in Processor based full chip verification / IP Verification
Knowledge of Verilog/System Verilog digital simulation and debug
Knowledge of HS/LS Protocols / Processor based SOC architecture and digital design fundamentals
Skilled in many aspects of digital verification such as constrained random verification process functional coverage code coverage assertion methodology / formal / Power Aware Simulations / GLS
Experience with C/C. Debugging disassembly assembly is a plus
Experience with RTL to Post Silicon Validation DV methodologies/flows is a plus
Experience with perl python or similar scripting language is a plus
Expert level experience with multiple industry standard tools usage (preferably Cadence tools)
Ability to analyze customers environment and evaluate appropriate solutions; able to architect flows; anticipates technical issues and develops creative solutions before they become a problem
Ability to work independently must have excellent debugging skills and ability to separate out the critical issues from trivial ones.

Behavioral skills required
Must possess strong written verbal and presentation skills
Ability to establish a close working relationship with both customer peers and management
Explore whats possible to get the job done including creative use of unconventional solutions
Work effectively across functions and geographies
Push to raise the bar while always operating with integrity

Were doing work that matters. Help us solve what others cant.


Required Experience:

Staff IC

Employment Type

Full-Time

Company Industry

About Company

Report This Job
Disclaimer: Drjobpro.com is only a platform that connects job seekers and employers. Applicants are advised to conduct their own independent research into the credentials of the prospective employer.We always make certain that our clients do not endorse any request for money payments, thus we advise against sharing any personal or bank-related information with any third party. If you suspect fraud or malpractice, please contact us via contact us page.