Employer Active
Job Alert
You will be updated with latest job alerts via emailJob Alert
You will be updated with latest job alerts via email$ 119000 - 190000
1 Vacancy
Please Note:
1. If you are a first time user please create your candidatelogin account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account please SignIn before you apply.
Broadcoms CSG division is seeking candidate for a DFT lead position. The successful candidate will be responsible for leading most complex and cutting edge network switching ASIC DFx (Design for Test/debug & manufacturability) from DFT architecture to implementation verification timing closure ATE pattern bringup. . You will also drive/push state of the art in the areas of testability debug and quality in order to aggressively deliver low DPPMs while optimizing the cost for test.
Responsibilities
Drive the test quality of the products from Design to Production
Participate/contribute in silicon bringup characterization and silicon test
Define and implement various DFx features
Requirements
Knowledge of Testability techniques and features (SCAN BuiltinSelfTests LoopBacks etc. covering digital logic domain embedded memories and PHY/IOs
Scan flow development ATPG pattern generation verification and coverage analysis
Experience working with Mentor/Siemens DFT Tessent tool for scan/MBIST/bscan/IJTAG insertion and verification
Experience working with Cadence DFT tools (Modus and Genus)
Well versed in JTAG/1500/1687 networks and BSDL ICL and PDL knowledge
Strong knowledge of logic & circuit design fundamentals is needed
Working knowledge of TCL perl
Experience in implementation of MBIST for memories and knowledge of repair schemes algorithms
Experience or working knowledge of SERDES Analog /mixedsignal DFT techniques (like IOBIST loopbacks etc.. is a plus
Experience in implementation of MBIST for memories and knowledge of repair schemes algorithms is a must
Post Silicon experience in Pattern conversion for Testers Pattern Bringup & Debug Silicon Characterization etc. is a plus
Experience or familiarity in backend chip design Timing CDC flows is a plus
Strong Pre/Post Silicon debugging analytical and independent problem solving ability.
Must be a team player with good verbal and written communication skills.
Must be selfdriven engineer with good project management and organizational skills to deliver high quality output in a timely manner.
Experience : Bachelors and 8 years of related experience
Additional Job Description:
Compensation and Benefits
The annual base salary range for this position is $119000 $190000
This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents and equity in accordance with equity plan documents and equity award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical dental and vision plans 401(K) participation including company matching Employee Stock Purchase Program (ESPP) Employee Assistance Program (EAP) company paid holidays paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race color creed religion sex sexual orientation gender identity national origin citizenship disability status medical condition pregnancy protected veteran status or any other characteristic protected by federal state or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA please be sure to fill out a home address as this will be used for future correspondence.
Full-Time