drjobs
Senior Analog IC Design Engineer
drjobs Senior Analog IC Design Engineer العربية

Senior Analog IC Design Engineer

Employer Active

1 Vacancy
drjobs

Job Alert

You will be updated with latest job alerts via email
Valid email field required
Send jobs
drjobs

Job Alert

You will be updated with latest job alerts via email

Valid email field required
Send jobs

Job Location

drjobs

Santa Clara - USA

Monthly Salary

drjobs

Not Disclosed

drjobs

Salary Not Disclosed

Vacancy

1 Vacancy

Job Description

Req ID : 2669663

Job Title Analog IC Design Engineer Senior Staff (T4)

Location: Hybrid (2 days a week in the office)

Santa Clara CA or Minnetonka MN US

Job Responsibilities

We are looking for a Senior Analog IC Design Engineer to:

  1. Work with multifunctional teams to deliver highspeed Ethernet products.
  2. Define specifications based on link budget behavioral modeling and transistorlevel feasibility.
  3. Drive schematic design and collaborate on mask design for implementation.
  4. Work along with the team to drive designs into volume production and delight customers.

Qualifications and Experience

  • Masters degree and/or PhD in Electrical Engineering and 3 years of experience.
  • The ideal candidate will have a deep understanding of analog mixedsignal design with experience in highspeed transceivers.
  • Solid understanding and experience of designing analog mixedsignal circuit blocks including PLL phase interpolator low jitter clock distribution bandgap biasing circuits LDO regulators amplifiers comparators highspeed DACs and ADCs filters
  • Indepth knowledge of analog mixedsignal concepts like mismatch mitigation linearity stability lowpower and lownoise techniques.
  • Handson experience with AMS IC development from definition to highvolume production including layout supervision bench evaluation correlation and characterization

EXPERIENCE IN THE FOLLOWING AREAS IS DESIRABLE:

* Experience with Tx/Rx equalization techniques and circuits like deemphasis CTLE DFE
* Experience with highspeed digital circuits (e.g. serializer deserializer counters dividers etc.)

* Familiarity with CDR architectures and implementations

* Design experience in advanced CMOS technologies design with FinFet technology.

* Experience in lab testing of highspeed transceivers

* Modeling of passive onchip elements such as inductor Tcoil and transformer

* Able to build VerilogA/AMS behavioral models

* Able to analyze and lead characterization data from lab and volume testing

* Knowledge of ESD requirements

Expected Base Pay Range (USD)

The successful candidates starting base pay will be determined based on jobrelated skills experience qualifications work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

Additional Compensation and Benefit Elements

  • There will be a total compensation package with a base bonus and equity.
  • Health and financial wellbeing are part of the package and includes:
  • Flexible time off 401k plus a yearend shutdown floating holidays paid time off to volunteer.


Remote Work :

No

Employment Type

Full Time

Report This Job
Disclaimer: Drjobpro.com is only a platform that connects job seekers and employers. Applicants are advised to conduct their own independent research into the credentials of the prospective employer.We always make certain that our clients do not endorse any request for money payments, thus we advise against sharing any personal or bank-related information with any third party. If you suspect fraud or malpractice, please contact us via contact us page.