Lead Physical Design Engineer

Rambus

Not Interested
Bookmark
Report This Job

profile Job Location:

Bangalore - India

profile Monthly Salary: Not Disclosed
Posted on: 11 hours ago
Vacancies: 1 Vacancy

Department:

Engineering

Job Summary

Overview

Rambus a premier chip and silicon IP provider making data faster and safer is seeking to hire an exceptional Lead Physical Design Engineer to join our MIC team in Bangalore. In this role you will be working with some of the brightest inventors and engineers in the world developing products that make data faster and safer.

Responsibilities

  • Complete ownership of Physical Design activities from Floorplan to GDS including PnRSTAPhysical Verification
  • Take complete ownership for implementation of both Top/Block level designs.
    • Responsible for independent planning and execution of all aspects of physical design including synthesis floor planning place and route Clock Tree Synthesis Clock Distribution IP integration extraction Timing closure Power and Signal Integrity Analysis Physical Verification DFM and Tape Out on 28nm nodes or below.
    • Must have participated in all stages of the design. (floor planning placement CTS routing crosstalk avoidance physical verification IREM Timing Closure constraint (sdc) development)
    • Well versed with the block and chip level timing closure (STA) and timing closure methodologies. Also need to have experience with constraints development. Experience in Hierarchical and Flat timing flow bring-up and timing analysis on interface paths. Block level/Fullchip/SOC level/Mixed signal timing path analysis and fixing.
    • Must have knowledge of low power design. (cpf upf CLP).
    • Should be able to provide clear directions to the team on various implementation and signoff flows
    • Should be well versed in LEC flow and debugging issues independently.
    • Role involves tasks in estimating power using industry standard tool designing power grid analyze power grid doing static IR drop dynamic IR drop
    • Role involves analyzing DRC LVSERC and PERC rule files for industry standard layout verification.

Qualifications

  • Must have minimum Bachelors degree in EE/ECE (degrees related to electronics) from a reputed institute.
  • Must have at least 10 years of experience out of which at least 8 years should be related to physical design at chip level / block level.
  • Must have detailed knowledge of EDA tools and flows Cadence related foundation flows and RTL2GDS flow is desired
  • Experience in Tcl/Tk PERL is a Plus

Rambus is a global company that makes industry-leading memory interface chips and Silicon IP to advance data center connectivity and solve the bottleneck between memory and processing. With over 30 years of semiconductor experience we are a leading provider of high-performance products and innovations that maximize the bandwidth capacity and security for AI and other data-intensive workloads. Our world-class team is the foundation of our company and our innovative spirit drives us to develop the cutting-edge products and technologies essential for tomorrows systems.

Rambus offers a competitive compensation package including base salary bonus equity and employee benefits.

Rambus is committed to cultivating a culture where we actively seek to understand respect and celebrate the complex and rich identities of ourselves and others. Our Diversity Equity and Inclusion initiatives are geared towards valuing the differences in backgrounds experiences and thoughts at Rambus to help enhance collaboration teamwork engagement and innovation. At Rambus we believe that we can be our best when every member of our organization feels respected included and heard.


Rambus is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race religion color national origin sex (including pregnancy childbirth or related medical conditions) sexual orientation gender identity gender expression age status as a protected veteran status as an individual with a disability genetic information or other applicable legally protected characteristics.

Rambus is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans during our job application procedures. If you require assistance or an accommodation due to a disability please feel free to inform us in your application.

Rambus does not accept unsolicited resumes from headhunters recruitment agencies or fee-based recruitment services.

For more information about Rambus visit . For additional information on life at Rambus and our current openings check out Experience:

IC

OverviewRambus a premier chip and silicon IP provider making data faster and safer is seeking to hire an exceptional Lead Physical Design Engineer to join our MIC team in Bangalore. In this role you will be working with some of the brightest inventors and engineers in the world developing products t...
View more view more

Key Skills

  • Access Control
  • Domestic
  • Facility Management
  • Investment Banking
  • Import & Export
  • E-Commerce

About Company

Company Logo

Dedicated to making data faster and safer, Rambus creates innovative hardware and services that drive technology advancements to data centers, IoT, AI & more!

View Profile View Profile