Specialist, Electrical Engineering

Cincinnati, OH - USA

Monthly Salary: $ 92500 - 171500

Posted on: 18 hours ago

Vacancies: 1 Vacancy

Job Summary

Job Title: FPGA/ASIC Hardware Engineer Electrical Engineering

Job Code: 33672

Job Location: Cincinnati Ohio

Job Schedule: 4/10

Job Description:

As a Hardware Engineer at L3Harris you will be responsible for architecture design and development of next generation Electronic Safe and Arm Devices utilizing the latest state of the art ideal candidate for this role would share our passion for creating and innovating newtechnologies in a highly dynamic fast-paced environment. We are looking for highly talented motivated and versatile engineers that can create the next generation fuzing solutions.

ASIC / FPGA designs will include various sensor interfaces sequence verification A/D and D/A interfaces communication protocols state machines timer chains etc. used in Electronic Safe and Arm Devices (Fuzes) for DOD weapon systems. Microsemi / Actel is our targeted FPGA and QuestaSim is our simulation tool. The primary responsibilities will focus on Verilog FPGA design System Verilog UVM verification and C# based microcontroller development.

Essential Functions:

Analysis of the requirements architecture definition design and debug of FPGA and associated hardware and microcontroller products and associated firmware.
Developing Verilog HDL targeting Antifuse and enhanced Flash FPGAs.
Performing effective analysis of functional issues or performance profiling with the hardware and firmware in test environments or target host systems.
Contribute to process improvements to ensure hardware-firmware quality and time-to-market.

Qualifications:

Bachelors Degree and minimum 4 years of prior relevant experience. Graduate Degree and a minimum of 2 years of prior related lieu of a degree minimum of 8 years of prior related experience.

Preferred Additional Skills:

Knowledge using Verilog for Logic Design.
Programming experience in C for embedded systems including development of algorithms manipulation of data structures and implementing highly optimized code.
Experience with lab tools: Logic Analyzers oscilloscopes JTAG/ICE debuggers and protocol analyzers
Familiar with hardware software and firmware development methodologies to ensure quality and time-to-market (design verification code reviews unit testing prototyping and product testing).
Familiar working with code version control repository tools such as Subversion (SVN) GIT or TFS.
Digital Design practices and principles logic design and architecture and experience with HDLs (i.e Verilog VHDL).
Knowledge using SystemVerilog for verification with AVM VMM OVM or UVM a plus
Developing C# source code targeting Bare-Metal Microcontroller Development.
Good English knowledge (speech and writing);
Be action-oriented and organized;
Ability to handle short notice needs/requests

In compliance with pay transparency requirements the salary range for this role in California Massachusetts New Jersey Washington and the Greater D.C Denver or NYC areas is $92500 - $171500. The salary range for this role in Colorado state Hawaii Illinois Maryland Minnesota New York state Cleveland Ohio and Vermont is $80500 - $149500. This is not a guarantee of compensation or salary as final offer amount may vary based on factors including but not limited to experience and geographic location. L3Harris also offers a variety of benefits including health and disability insurance 401(k) match flexible spending accounts EAP education assistance parental leave paid time off and company-paid holidays. The specific programs and options available to an employee may vary depending on date of hire schedule type and the applicability of collective bargaining agreements.

#LI-SS3

Required Experience:

Job Title: FPGA/ASIC Hardware Engineer Electrical Engineering Job Code: 33672Job Location: Cincinnati OhioJob Schedule: 4/10Job Description:As a Hardware Engineer at L3Harris you will be responsible for architecture design and development of next generation Electronic Safe and Arm Devices utilizing ...