Staff Engineer DFT
Share
Job Location:
Monthly Salary:
Posted on:
15 hours ago
Vacancies:
1 Vacancy
Job Summary
About Marvell
Marvells semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise cloud and AI and carrier architectures our innovative technology is enabling new possibilities.
At Marvell you can affect the arc of individual lives lift the trajectory of entire industries and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation above and beyond fleeting trends Marvell is a place to thrive learn and lead.
Your Team Your Impact
Data Center Engineering Business Unit closely collaborates with strategic customers in the development of advanced and highly complex SoCs from architecture and design all the way through layout packaging prototype validation and production ramp up. This group provides technology development EDA/methodology development and IP/Chip design development. India DFT team is a key part of Global DFT community with global ownership and responsibility for delivering generic and more advanced custom DFT architecture solutions methodology and design. You will be working with this team to directly enable customer DFT requirements for Custom and Compute Businesses.What You Can Expect
- Develop and integrate scan MBIST OCC boundary scan and hierarchical SDC flows.
- Drive ATPG pattern generation compression techniques GLS (GateLevel Simulation) and retargeting.
- Collaborate with RTL synthesis and physical design teams to ensure seamless DFT integration.
- Perform SpyGlass DFT checks to validate design quality and testability compliance.
- Perform presilicon validation of DFT features and support postsilicon bringup.
- Optimize test methodologies for cost coverage and yield improvement.
What Were Looking For
- Bachelors degree in Electrical/Electronics Engineering VLSI or related field with 6 years of experience in DFT for complex ASIC/SoC designs.
- Masters or PhD in Electrical/Electronics Engineering VLSI or related field with 5 years of experience in DFT for complex ASIC/SoC designs.
- Strong expertise in:
- Scan insertion and ATPG tools (Synopsys Cadence Mentor).
- MBIST/OCC validation flows.
- Hierarchical DFT and SDC constraint management.
- Solid understanding of SSN design and IEEE 1687 IJTAG standards for embedded instrumentation.
- Good understanding of SpyGlass DFT rules for design quality and testability compliance.
- Strong fundamentals in Digital Circuit Design and Logic Design.
- Good understanding of RTL design synthesis STA and physical design flows.
- Handson experience with scripting (TCL Perl Python Shell etc.) for automation and flow development.
- Handson experience with silicon bringup and debug.
- Good problemsolving communication and crossfunctional collaboration skills.
Additional Compensation and Benefit Elements
With competitive compensation and great benefits you will enjoy our workstyle within an environment of shared collaboration transparency and inclusivity. Were dedicated to giving our people the tools and resources they need to succeed in doing work that matters and to grow and develop with us. For additional information on what its like to work at Marvell visit our Careers page.
All qualified applicants will receive consideration for employment without regard to race color religion sex national origin sexual orientation gender identity disability or protected veteran status.
Interview Integrity
As part of our commitment to fair and authentic hiring practices we ask that candidates do not use AI tools (e.g. transcription apps real-time answer generators like ChatGPT CoPilot or note-taking bots) during interviews.
Our interviews are designed to assess your personal experience thought process and communication skills in real-time. If a candidate uses such tools during an interview they will be disqualified from the hiring process.
This position may require access to technology and/or software subject to U.S. export control laws and regulations including the Export Administration Regulations (EAR). As such applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens lawful permanent residents or protected individuals as defined by 8 U.S.C. 1324b(a)(3) all applicants may be subject to an export license review process prior to employment.
#LI-CP1Required Experience:
Staff IC
Key Skills
- Computer Science
- Docker
- Kubernetes
- Python
- VMware
- C/C++
- Go
- System Architecture
- gRPC
- OS Kernels
- Perl
- Distributed Systems
About Company
Designed for your current needs and future ambitions, Marvell delivers the data infrastructure technology transforming tomorrow’s enterprise, cloud, automotive, and carrier architectures for the better.
