FPGA Engineer (HSE-RP-ILGRAP)
FPGA Engineer (HSE-RP-ILGRAP)
Employer Active
Job Alert
You will be updated with latest job alerts via email
Share
Job Alert
You will be updated with latest job alerts via email
Not Disclosed
Salary Not Disclosed
1 Vacancy
Job Description
Your responsibilities
CERN designs develops and operates particle accelerators and experiments for scientific research to understand the fundamental laws of the universe. These activities may generate stray radiation due to the interaction between beams and matter. The radiation detectors installed close to the various beam lines and targets allow CERN to accurately monitor radiation levels. Within the Radiation Protection (RP) Group at CERN the Instrumentation & Logistics (IL) Section is responsible for the design and the development of this specialised equipment as well as its installation commissioning operation and maintenance.
Radiation monitoring is essential to enable CERN to operate its accelerator complex and related experiments while fulfilling its legal obligations to protect the public people working on CERN site and the this stringent context the RP-IL Section has developed a new generation of radiation monitoring system called CROME () for CERN Radiation Monitoring Electronics with very challenging performances and reliability requirements.
Within the framework of this development activity the RP-IL Section has designed two complementary electronics:
1. A new generation of ASIC front-end with specific requirements linked to radiation protection detectors. This circuit is a ten-decade silicon CMOS current to frequency converter capable of measuring a current over a wide range from 2fA to 20 A;
2. A modular and reconfigurable electronics based on a heterogeneous multiprocessor system-on-chip (MPSoC) for both real-time control and complex computation.
We are looking for a talented and detail-oriented FPGA Engineer with microelectronics knowledge to join our team. This role is focused on FPGA development with a special emphasis on characterizing ASICs and working with System-on-Chip (SoC) platforms particularly the Zynq UltraScale family.
You will work in a team of engineers and technicians to:
- Develop and optimize FPGA designs for ASIC characterization and system validation.
- Work with SoC platforms especially Zynq UltraScale to implement high-performance low-latency and resilient system.
- Design and implement hardware/software interfaces for SoC platforms.
- Analyse and debug FPGA designs using simulation and test tools.
- Develop scripts and tools for automating FPGA workflows and data analysis.
- Create comprehensive technical documentation including design specifications and test plans.
You will work in an innovative and dynamic environment collaborating closely with electronics engineers and technicians. This role offers a unique opportunity to contribute to cutting-edge radiation monitoring technologies while engaging in interdisciplinary teamwork to develop high-performance and reliable embedded systems.
Your profile
The ideal candidate will have good skills in microelectronics embedded systems and hardware/software co-design.
Required Skills:
- Expertise in FPGA design and development (VHDL Verilog or SystemVerilog).
- Hands-on experience with SoC platforms particularly Zynq UltraScale.
- Knowledge of microelectronics ASIC characterization and verification techniques.
- Proficiency in simulation and debugging tools like ModelSim Vivado and ChipScope.
- Experience with hardware/software co-design and embedded development.
- Proficiency in scripting languages (Python Tcl or similar) for automation tasks.
- Fluent in English the ability to work in French would be an advantage.
Beneficial Skills:
- Knowledge of FPGA-accelerated computing and heterogeneous system architectures.
- Familiarity with ASIC testing
Eligibility criteria:
- You are a national of a CERN Member or Associate Member State.
- You have a professional background in Electronics / Microelectronics (or a related field) and have either:
- a Masters degree with 2 to 6 years of post-graduation professional experience;
- or a PhD with no more than 3 years of post-graduation professional experience.
- You have never had a CERN fellow or graduate contract before.
Additional Information :
Job closing date: 06.07.2025 at 23:59 CEST.
Contract duration: 24 months with a possible extension up to 36 months maximum.
Working hours: 40 hours per week
Target start date: 01-August-2025
Job reference: HSE-RP-ILGRAP
Field of work: Electrical or Electronics Engineering
What we offer
- A monthly stipend ranging between 6287 and 6911 Swiss Francs per month (net of tax).
- Coverage by CERNs comprehensive health scheme (for yourself your spouse and children) and membership of the CERN Pension Fund.
- Depending on your individual circumstances: installation grant; family child and infant allowances; payment of travel expenses at the beginning and end of contract.
- 30 days of paid leave per year.
- On-the-job and formal training at CERN as well as in-house language courses for English and/or French.
About us
At CERN the European Organization for Nuclear Research physicists and engineers are probing the fundamental structure of the universe. Using the worlds largest and most complex scientific instruments they study the basic constituents of matter - fundamental particles that are made to collide together at close to the speed of light. The process gives physicists clues about how particles interact and provides insights into the fundamental laws of nature. Find out more on .
We are on a Quest. A Journey into discovery like no other. Bring your expertise to our unique work and develop your knowledge and skills at pace. Join world-class subject matter experts on unique projects in a Quest for greater knowledge and deeper understanding.
Begin your CERN Quest. Take Part!
Diversity has been an integral part of CERNs mission since its foundation and is an established value of the Organization. Employing a diverse workforce is central to our success.
Remote Work :
No
Employment Type :
Full-time
Employment Type
Full-time
