Digital IP Design Engineer (m/f/d)
Digital IP Design Engineer (m/f/d)
Posted on :
24-08-2025
Employer Active
1 Vacancy
Job Alert
You will be updated with latest job alerts via emailValid email field required
Send jobs
Share
Send me jobs like this
Job Alert
You will be updated with latest job alerts via emailValid email field required
Send jobs
Job Description
As a valued member of our Cellular Design Engineering team you will be responsible for developing integrating and verifying IP sub-components for a cellular transceiver System on Chip. Your primary responsibilities will include defining and driving the implementation timing closure and power optimizations in close collaboration with a multi-disciplinary team comprising system digital analog and firmware design design verification and physical design teams. These teams will provide the vital support to facilitate your daily work. Your responsibilities will extend beyond design encompassing end-to-end accountability throughout the project lifecycle of the IP developed from conception to design verification integration silicon validation and finally in-field operation.
- Hands-on experience in developing structured RTL designs with System Verilog or VHDL.
- Possesses outstanding RTL/Netlist debugging skills to effectively resolve technical challenges in simulation and silicon development.
- Expertise in designing complex systems with Clock/Reset Domain Crossings and power domains.
- Proficient in day-to-day usage of scripting languages (TCL Python Perl shell) Linux and revision control systems database management and releases.
- Proven track record to meet ambitious deadlines and maintain productivity.
- Excellent problem-solving skills and the capacity to find effective technical solutions between partners in RTL-design firmware system engineering power and physical design teams.
- English language proficiency is required
- Experience with synthesis logic equivalence or ECO techniques would be highly beneficial.
- The ideal candidate demonstrates a strong passion for owning/driving design schedules using well-defined metrics exhibiting initiative and taking ownership of responsibilities.
- Experience with AXI/AHB bus fabric and processor sub-systems would be a huge asset.
- A bachelors or masters in Electrical Engineering Communication Engineering Computer Science/ Software Engineering or equivalent.
- Apple is an equal-opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants regardless of race color religion sex sexual orientation gender identity national origin disability veteran status or other legally protected characteristics. Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities.
- The minimum salary pursuant to the CBA amounts to EUR 66676 gross per year for full-time employment. Actual salaries are oriented at current market salaries and take your qualifications and experience into account.
Employment Type
Full Time
Report This Job
Disclaimer: Drjobpro.com is only a platform that connects job seekers and employers. Applicants are advised to conduct their own independent research into the credentials of the prospective employer.We always make certain that our clients do not endorse any request for money payments, thus we advise against sharing any personal or bank-related information with any third party. If you suspect fraud or malpractice, please contact us via contact us page.
