Build block/subsystem/chip level testbench using outstanding DV methodologies. Build verification plan from specification and review with designers and systems engineers. Architect testbench with maximum reusability in mind and build UVM libraries. Generate directed and constrained random tests debug failures manage bug tracking and close coverage. Create and analyze block/subsystem level coverage model and add test cases to increase coverage. Low power verification and formal verification. Improve DV flow and methodologies.
BS with a minimum of 3 years of relevant experience.
Experience with Wireless/DSP block/System-on-Chip verification.
Advanced knowledge of SystemVerilog and in-depth understanding in UVM methodology.
Solid verification skills in problem-solving constrained random testing and debugging.
MSEE or beyond is preferred.
Knowledge of SOC subsystem and low power verification experience.
Experience with SystemVerilog Assertion (SVA).
Knowledge of scripting (like Shell Python and Perl).
Experience in mixed-signal modeling and simulation
Disclaimer: Drjobpro.com is only a platform that connects job seekers and employers. Applicants are advised to conduct their own independent research into the credentials of the prospective employer.We always make certain that our clients do not endorse any request for money payments, thus we advise against sharing any personal or bank-related information with any third party. If you suspect fraud or malpractice, please contact us via contact us page.