drjobs CAD Design Verification Methodology Engineer

CAD Design Verification Methodology Engineer

Employer Active

1 Vacancy
drjobs

Job Alert

You will be updated with latest job alerts via email
Valid email field required
Send jobs
Send me jobs like this
drjobs

Job Alert

You will be updated with latest job alerts via email

Valid email field required
Send jobs
Job Location drjobs

Austin - USA

Monthly Salary drjobs

Not Disclosed

drjobs

Salary Not Disclosed

Vacancy

1 Vacancy

Job Description

As a member of our CAD team you will develop maintain and enhance existing sophisticated software systems for regression-testing Apples silicon designs in software simulation to find and report defects in our chip designs and thus ensure that Apple tapes-out world-class silicon. Your experience and innovative ideas will inform the design of the next generation of these regression systems. Your experience and insight your skill at diagnosing the root cause of complex problems and your ability to guide engineers who come to you with problems will be important contributions to an extended CAD team that comprehensively supports Apples DV and chip design engineering efforts. You will work closely with EDA vendors to incorporate new capabilities of their commercial tools and to resolve problems.


  • BS 10 years relevant experience
  • Experience developing maintaining or enhancing an existing system for regressing RTL.
  • Experience debugging vendor tool problems.
  • Experience with Python programming


  • Experience with TCL or Perl is a plus.
  • Experience with interacting with DV team(s) to help solve their problems.
  • Experience in implementing new functionality to solve emerging problems or to optimize already existing methods.
  • MSEE/CE/CS preferred.
  • Knowledge in Verilog and SystemVerilog; familiarity with VHDL a plus.
  • Experience with Synopsys VCS XCelium or Modelsim.
  • Good communications skills are required and prior customer support experience is a plus.
  • Experience writing or maintaining a script or Makefile that builds a simulation model from RTL is a plus.
  • Familiarity with Verdi and/or Indago is considered a plus.
  • Knowledge of C and C is a plus.

Employment Type

Full Time

Company Industry

About Company

Report This Job
Disclaimer: Drjobpro.com is only a platform that connects job seekers and employers. Applicants are advised to conduct their own independent research into the credentials of the prospective employer.We always make certain that our clients do not endorse any request for money payments, thus we advise against sharing any personal or bank-related information with any third party. If you suspect fraud or malpractice, please contact us via contact us page.