As a Wireless Verification Engineer you will be at the core of our wireless products success bridging domains driving collaborations and originating verification solutions to ensure excellent this role you will take on verification of cutting edge PHY modem hardware including major controllers blocks subsystems wireless protocols DSP algorithms low power capability and SOC / integration framework. You will leverage and develop environments infrastructures create scenarios and analyze metrics. Responsibilities include: Develop features or subsystem test planning bring up through feature closure. Develop test bench environment infrastructure methodology and flow automation architecture and development. Work with cross functional partnerships driving verification requirement and deliverable. Develop constrained randomization scenario development and debug. Develop regression issue tracking and closure. Develop data analysis metric development and utilization for extensive regression and coverage data.
BS 3 years of industry experience.
Experience verifying complex IP with a track record of robust ASICs.
Knowledge of ASIC verification flows with SystemVerilog and UVM.
Experience developing testbenches from scratch bringing up designs in simulation.
Experience with constrained random testing coverage closure and RTL simulations.
Experience in a scripting language such as Python Perl Bash or similar is valued.
Experience verifying Wireless or Digital Signal Processing (DSP) systems is a plus.
Knowledge of a wireless protocol (e.g. Wi-Fi / IEEE 802.11 Bluetooth or LTE) is a plus.
Disclaimer: Drjobpro.com is only a platform that connects job seekers and employers. Applicants are advised to conduct their own independent research into the credentials of the prospective employer.We always make certain that our clients do not endorse any request for money payments, thus we advise against sharing any personal or bank-related information with any third party. If you suspect fraud or malpractice, please contact us via contact us page.