Staff DFT Engineer
Staff DFT Engineer
Posted on :
02-08-2025
Employer Active
1 Vacancy
Job Alert
You will be updated with latest job alerts via emailValid email field required
Send jobs
Share
Send me jobs like this
Job Alert
You will be updated with latest job alerts via emailValid email field required
Send jobs
Job Description
About us
Aevas mission is to bring the next wave of perception to a broad range of applications from automated driving to industrial robotics consumer electronics consumer health security and beyond. Aeva is transforming autonomy with its groundbreaking sensing and perception technology that integrates all key LiDAR components onto a silicon photonics chip in a compact module. Aeva 4D LiDAR sensors uniquely detect instant velocity in addition to 3D position allowing autonomous devices like vehicles and robots to make more intelligent and safe decisions.
Role Overview
As a DFT Lead you will integrate and Optimize Design-For-Test architecture in our LiDar SoCs.
What youll do
- Responsible for Defining Developing and Implementing DFT methodologies for a high-performance LiDAR Chip.
- Owning DFT planning Insertion verification and validation.
- Collaborating with RTL Design Physical Design teams and ASIC vendors to ensure proper test implementation for automotive grade SoC.
- Work closely with IP vendors on proper DFT Implementation of the IPs in SoC.
- Supporting post-silicon bring-up and debug including silicon failure analysis and yield improvement.
- Create and maintain documentation DFT guidelines and test architecture specification.
What youll have
- 12 Years of experience in developing and implementing DFT architecture and test strategies for complex ASIC/SoC Designs.
- In-Depth knowledge and hands-on experience of industry standard and proprietary DFT techniques such as SCAN/ATPG Built-in-Self Test (MBIST/LBIST) Architecture JTAG (IEEE 1149.x/1500/1687) Boundary Scan (BSCAN) and compression/decompression technologies on Digital and Mixed Signal SoCs.
- In-Depth knowledge of EDA tools used for DFT especially Mentor/Synopsys tools.
- Scripting expertise in Python/PERL TCL etc
- Experience in RTL coding and SDC creation for DFT Modes.
- Recent Tapeout experience in advanced nodes.
Nice to have
- Familiarity with developing automotive grade silicon with AEC-Q100 qualification and ISO26262
Required Experience:
Staff IC
Employment Type
Full-Time
Key Skills
Report This Job
Disclaimer: Drjobpro.com is only a platform that connects job seekers and employers. Applicants are advised to conduct their own independent research into the credentials of the prospective employer.We always make certain that our clients do not endorse any request for money payments, thus we advise against sharing any personal or bank-related information with any third party. If you suspect fraud or malpractice, please contact us via contact us page.
