Senior Staff Engineer, Design Verification
Senior Staff Engineer, Design Verification
Employer Active
Job Alert
You will be updated with latest job alerts via email
Share
Job Alert
You will be updated with latest job alerts via email
Not Disclosed
Salary Not Disclosed
1 Vacancy
Job Description
About Marvell
Marvells semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise cloud and AI automotive and carrier architectures our innovative technology is enabling new possibilities.
At Marvell you can affect the arc of individual lives lift the trajectory of entire industries and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation above and beyond fleeting trends Marvell is a place to thrive learn and lead.
Your Team Your Impact
Infrastructure Processor Business Unit a part of Networking and Processor Business Group encompasses OCTEON and the award-winning OCTEON Fusion-M product families. The SoC family of multi-core CPU processors and Radio Access SoCs offer best-in-class performance low power rich software ecosystem virtualization features and open source application support with highly optimized custom ARM CPU cores providing an excellent solution for a highly flexible end-to-end optimized 5G platform.As part of the Infrastructure Processor unit at Marvell you will verify all of the circuitry that goes inside our chips for the general market and for specific customers. These chips use cutting-edge technology to facilitate data transfers at high speeds and you will help verify that each design meets our customers specifications whether theyre a major telecom organization or automotive company etc.
What You Can Expect
The role typically involves:
- Verification plan development test environment setup modeling testcase development and execution
- Block and/or chip level verification of various functions using UVM methodology
- Developing verification architecture including reference models and bus-functional monitors/drivers
- Debugging failures and working with designers to resolve issues
What Were Looking For
Educational Requirements
Bachelors degree in Computer Science Electrical Engineering or related fields with 4 years of experience
OR Masters degree/PhD in Computer Science Electrical Engineering or related fields with 2 years of experience
Technical Skills Required
Verification Expertise:
Strong knowledge of UVM/OVM/VMM methodologies
Experience developing complex/random verification environments using SystemVerilog/UVM/OVM
Strong experience with writing and executing detailed verification test plans
Programming & Scripting:
Good knowledge of SystemVerilog/Verilog/C/C/System C
Strong experience with scripting languages (Python Perl) and EDA Verification tools
Strong experience with object-oriented design and implementation
Technical Background:
Solid background in random techniques and coverage-driven verification environment/flow
Experience with analysis/closure of code and functional coverage
Additional Preferred Qualifications
Hands-on knowledge of ARM processor-based subsystem verification
Working knowledge of C/C and ARM Assembly programming
Familiarity with Post-Silicon validation and debug
Experience with Gate Level Simulations
Soft Skills & Work Style
Excellent communication skills to interface internally and externally with all levels of organization
Good analysis and problem-solving skills
Inherent sense of urgency and accountability
Ability to multi-task in a fast-paced environment
Good team working spirit and motivation to be part of a highly competent team
Ability to work independently & manage deliverables to align with project goals
Expected Base Pay Range (USD)
139800 - 206900 $ per annumThe successful candidates starting base pay will be determined based on job-related skills experience qualifications work location and market conditions. The expected base pay range for this role may be modified based on market conditions.
Additional Compensation and Benefit Elements
At Marvell we offer a total compensation package with a base bonus and and financial wellbeing are part of the package. That means flexible time off 401k plus a year-end shutdown floating holidays paid time off to volunteer. Have a question about our benefits packages - health or financial Ask your recruiter during the interview process.All qualified applicants will receive consideration for employment without regard to race color religion sex national origin sexual orientation gender identity disability or protected veteran status.
Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at .
#LI-TT1Required Experience:
Staff IC
Employment Type
Full-Time
