For over 20 years IC Enable has successfully provided design IP IC products services and platform solutions to demanding customers ranging from startups to Fortune 50 members. Our design and product offerings focus on high reliability mixedsignal and digital markets while our platform solutions focus on IDM foundry and IP providers. Now is an exciting time to join our team as we continue to change the industry through experience in technology development fullcustom ASIC / SOC and electronics development across the Semiconductor Medical and Defense industries including some of the most challenging fabrication processes and product applications. We are seeking a senior level Physical Design Engineer that has significant experience driving the physical design ofcomplex lowpower designs. In this role you will work as part of the ASIC design implementation team on projects for top tier customers. As a Physical Design Engineer you would contribute to the companys silicon and physical design methodology with a scalable solution across blocks subsystems and fullchip designs. Key Responsibilities: - Super user of industry standard Physical Design Synthesis and Timing Analysis tools
- Architect system requirements
- Plan budget tools and team effort and champion project needs to ensure milestones and objectives are met
- Accountable for physical design implementation of complex lowpower designs including physicalaware logic synthesis DFT floorplan place and route static timing analysis IR Drop EM and physical verification
- Leverage or enhance existing digital design flow and solve design and flow issues within Cadence Genus Innovus Tempus
- Collaborate effectively with the full ASIC design implementation team with a Humble Hungry and Smart attitude
Qualifications: - This position must satisfy ITAR compliance requirements therefore candidates must be U.S. Citizens or Permanent Resident Card Holders
- MSEE/CE 5 years of related industry experience or PhDEE 2 years of related industry experience
- 5 years experience with Cadence digital design tools (Genus Innovus Tempus)
- 5 years handson experience in high reliability low power VLSI designs
- Productionproven experience withFloor planning at Chip Level with Bus/Pin variables Synthesis Place and Route Optimization Parasitic Extraction Static Timing Analysis Low Power Intent (UPF/CPF) Power Analysis IR drop analysis electromigration Physical Verification and Sign Off
- Excellent understanding of reliability test and power concepts & design tradeoffs required
- Skilled with Verilog/VHDL RTL and able to modify for timing or power closure
- Knowledge of MIPI I2S CAN protocols a plus
- Basic proficiency with programming languages such as Perl C and TCL
IC Enable is an Equal Opportunity Employer.
|