drjobs STA/EMIR IC Solutions Architect

STA/EMIR IC Solutions Architect

Employer Active

1 Vacancy
drjobs

Job Alert

You will be updated with latest job alerts via email
Valid email field required
Send jobs
Send me jobs like this
drjobs

Job Alert

You will be updated with latest job alerts via email

Valid email field required
Send jobs
Job Location drjobs

Austin - USA

Monthly Salary drjobs

Not Disclosed

drjobs

Salary Not Disclosed

Vacancy

1 Vacancy

Job Description

At Cadence we hire and develop leaders and innovators who want to make an impact on the world of technology.

Individual will be leading and executing technical campaigns at various internal and external customers. Perform several timing & correlation benchmarks with Cadence Tempus -Signoff tool. Execute and deliver on timing analysis ECO flows Extraction Power EMIR and/or physical design and ensure integrity of delivered solutions. Individual should be able to efficiently work with Cadence R&D to enable various tool feature and close tool bug fixes. Work on various aspects of physical design including timing analysis place and route extraction spice etc.

Job Responsibilities:

  • Perform Static timing analysis glitch noise analysis extraction using Cadence Signoff and delivering on various aspects of Timing analysis flows ECO flows Power/EMIR CAD tools and methodologies.
  • Work on SDC constraintsadvanced OCV/SOCV concepts derates PBA timing Distributed Concurrent and Hierarchical STA flows.
  • Work efficiently with R&D and customer to enable various timing analysis & ECO flows.
  • Performing timing correlation tool feature benchmarking constraints validation spice analysis on various tech nodes and customer designs.
  • Work on In-design timing ECO optimizations solutions withbasic knowledge of Place and Route Clock Tree RC Extraction power and UPF/CPF concepts.
  • Execute and lead Tempus timing signoff campaigns at existing and new customers.
  • Automation of flows using scripting languages (Perl Tcl python).
  • Deliver technical trainings and seminars within Cadence and customer sites.

Requirement:

  • 12 years experience with Bachelors in Engineering or 10 years experience Master in related field of VLSI Semiconductor Electrical or Computer Engineering.
  • Expert in Static Timing Analysis with knowledge of Physical Design and ECO flows Power Extraction.
  • Good understanding of Cadence Tools & flows like Tempus Innovus or equivalent.
  • Have basic understanding of Place and route power analysis.

Related tools/Keywords; Tempus PT STA Quantus

Were doing work that matters. Help us solve what others cant.

Employment Type

Full-Time

Company Industry

About Company

Report This Job
Disclaimer: Drjobpro.com is only a platform that connects job seekers and employers. Applicants are advised to conduct their own independent research into the credentials of the prospective employer.We always make certain that our clients do not endorse any request for money payments, thus we advise against sharing any personal or bank-related information with any third party. If you suspect fraud or malpractice, please contact us via contact us page.